

31900 U.S. PTO
10/090417
01/16/02

504-925

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10050417	FILING DATE 01/16/2002	CLASS 438	SUBCLASS 311	GAU 2812	EXAMINER 303A K. J. J.
**APPLICANTS: Phan Khoi, Ernardt Jeffrey, Cheng Jerry, Bartlett Richard, Coniglio Anthony, Grundke Wolfram, Bradway Carol, Sutton Daniel, Mazur Martin.					
**CONTINUING DATA VERIFIED: THIS APPLN CLAIMS BENEFIT OF 60/285 197 04 20/2001					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no verified and Acknowledged Examiners initials				ATTORNEY DOCKET NO G0131	
TITLE : Methods and systems for controlling resist residue defects at gate layer in a semiconductor device manufacturing process					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	Total Claims Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING
Amount Due	Date Paid		Sheets Drwg. Figs. Drwg. Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE Application Examiner	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)